# **BRIAN W. BRAMLETT**

Portland, Oregon brian.bramlett@intel.com

OBJECTIVE Develop a career with a progressive organization in the areas of product design, architecture and engineering, with particular emphasis on user-based and system-level design.

### SKILLS Software Design and Engineering

Systems, Architecture, and Algorithms Computer communication networks, media, protocols. Multidimensional DSP. Queueing theory. Digital processing of speech signals. Parallel computer architectures and programming. Object-oriented design. Digital arithmetic. (EDA) CAD Framework design. Computationally distributed systems, scheduling. Client/Server interactive systems.

Software engineering Professional development and engineering practices. Validation and verification. Object-oriented design and programming. Human-Computer Interfaces. 3D modeling and rendering. Visualization of complex information. Web design, development, support. Computer-based graphic design. Design for human perception.

Languages / Environments C, C++, PERL, Unix Shells, Assembly. Java, D/HTML, JavaScript. Linux, AIX, HP-UX, FreeBSD.

Tools and Libraries OpenGL / MESA, X, GTK CGI, GNU and Cygnus tools, CVS/RCS.

EDUCATION	Master of Science in Electrical Engineering Georgia Institute of Technology	June 1992		
	<ul> <li>Major: Computer Engineering Emphasis in Microelectronics, Computer Communications Networks, Digital Signal Processing</li> <li>Minor: Information and Computer Science Emphasis in Human-Computer interfaces, Graphics</li> <li>Research in Electronic Beam Nanolithograhy/CAD and Super-Periodic Quantum Device Physics</li> </ul>			
			Bachelor of Electrical Engineering, High Honor Georgia Institute of Technology	June 1990
			Certificate Program completed in Computer Engineering	
	<b>Bachelor of Science in Applied Physics, High Honor</b> Georgia Institute of Technology	September 1989		
	HONORS	Eta Kappa Nu E Tau Beta Pi Georgia Tech President's Scholar (www.enrollment.gatech.edu/ps National Merit Scholar Georgia Governor's Scholar	lectrical Engineering Honor Society Engineering Honor Society p) Academic Scholarship Academic Scholarship Academic Scholarship	

#### EXPERIENCE **Senior Software Engineer**

Intel Corporation. Home Products Group/HPG Software Engineering, Hillsboro, Oregon Software developer working with mixed open source and proprietary licenses, enhancing and extending Mozilla (Netscape's open source browser project) for set-top boxes running Linux under a wide range of memory requirements and functional capabilities. Participated in external documentation and performance groups, analysed and planned for target memory goals, and developed cross-platform plug-in support from Linux.

#### Senior / Horizontal CAD Engineer

Intel Corporation, Design Technology/Athena Group, Hillsboro, Oregon Technical lead and developer for physical design tools for microprocessor design, with focus on process technology issues including shifting, compaction, and design rule support. Responsible for improvements to product and development process quality. Contributed to architectural definition and capability roadmap for the entire suite of physical design tools. Established automated builds

and regressions, code quality metrics, and coding standards. Trained as a review moderator.

#### **Senior CAD Engineer**

#### Intel Corporation, Design Technology/Athena Group, Hillsboro, Oregon

Verification and validation of tools in the domains of full chip layout and physical design, and logic and formal verification. Generated specifications and standards for software testing, guality requirements for tool behavior and documentation, and flow-level test plans.

#### Senior Software Engineer

Intel Corporation, Software Tools and Integration Lab, Hillsboro, Oregon Responsible for designing an architecture and process for bringing IAL technologies from the labs to Intel and the public, including testing, documentation, packaging, Internet delivery and demonstration, legal and marketing issues.

#### Senior Software Engineer

#### Intel Corporation, Internet Technologies Lab, Hillsboro, Oregon

Responsible for identifying and developing Web-based technologies, including the design and deployment of the Corporate Presence Server, www.intel.com, Technical liaison to Corporate Marketing and the CPS Team for content, technology, and process-related issues. Designed, developed, and deployed web-based interactive demonstration to allow visitors to compose and render 3D images on prototype microprocessors.

#### Senior Design Engineer

Intel Corporation, Microprocessor Division 6, Hillsboro, Oregon Vertical VLSI Design Engineer responsible for a full design cycle on a number of units including RTL coding, schematic, circuit, timing, layout design, reviews, silicon debug, and supervision on the Pentium Pro Processor.

#### **Research Engineer**

Microelectronics Research Center, Georgia Institute of Technology Design, installation, management, and maintenance of the Scanning Electron Microscope Electron Beam Nanolithography Facility. Design and fabrication of nanometer-scale structures on MBE-grown substrates for exploration of quantum electron device physics. Design and construction of low temperature, high magnetic field sample probes.

#### **Intern Engineer**

Tektronix Solid State Research Laboratories, Beaverton, Oregon Operation and maintenance of Electron Beam Fabrication. Assisted in design and manufacture of experimental electro-optical devices and in process characterization.

INTEL AWARDS Software Corporate Quality Network Award, 1999 (http://swcgn.intel.com/award/) Corporate-level recognition for web-based automated build, optimization, and quality metrics system.

> Divisional Recognition Award, IDC Haifa, June 1998 Customer award for excellence in product functionality and guality (automated process shifting).

### May 1997 to May 1999

February 1996 to May 1996

May 1995 to January 1996

May 1996 to May 1997

## July 1992 to May 1995

#### June 1988 to September 1988

September 1989 to February 1991

